Merged array controller and processing element

Details Merged array controller and processing element Merged array controller and processing element

1998-10-09

2001-04-17

Chan, Eddie P. (Department: 2183)

Electrical computers and digital processing systems: processing

Processing architecture

Array processor

C712S021000, C712S022000, C712S011000, C712S209000

Reexamination Certificate

active

06219776

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to improvements to array processing, and more particularly, to advantageous techniques for providing dual mode operation of a processor as both a control element for an array and as a processing element in the array.
BACKGROUND OF THE INVENTION
Separate control and processing elements are seen in a variety of parallel processing arrays. Such elements are typically dedicated to defined control or processing tasks. Various aspects of such arrangements result in overall system inefficiencies.
SUMMARY OF THE INVENTION
The present invention recognizes that typically in the prior art when a Single Instruction Multiple Data stream (SIMD) instruction is executed, only the array's Processing Element's (PE's) resources are used, except for the controller Sequence Processor's (SP's) address generation resources, and when a Single Instruction Single Data (SISD) instruction is executed, only the controller SP's resources are used thereby keeping the controller resources separate from the SIMD array resources. The present invention advantageously combines a PE and the controller SP into a single device, eliminates a dedicated PE-to-SP data bus by taking advantage of this fact, and allows the combined unit to share a single set of execution units thereby reducing implementation costs. With the present invention, an SP controller SISD instruction can be executed in parallel with a SIMD PE instruction.
These and other features, aspects and advantages of the invention will be apparent to those of skill in the art from the following detailed description taken together with the accompanying drawings.


REFERENCES:
patent: 4783738 (1988-11-01), Li et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5475856 (1995-12-01), Kogge
patent: 5511212 (1996-04-01), Rockoff
patent: 5649135 (1997-07-01), Pechanek et al.
patent: 5682491 (1997-10-01), Pechanek et al.
patent: 5694606 (1997-12-01), Pletcher et al.

Affiliated with

Also associated with

Rating

Merged array controller and processing element does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Merged array controller and processing element, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Merged array controller and processing element will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2498637