Memory with selective address transition detection for cache ope

Details Memory with selective address transition detection for cache ope Memory with selective address transition detection for cache ope

1991-08-30

1993-05-25

Clawson, Jr., Joseph E.

Static information storage and retrieval

Addressing

Sync/clocking

36518905, 365203, G11C 706

Patent

active

052146103

ABSTRACT:
A memory device having a fast access, or cache, mode is disclosed. The memory has an address transition detection circuit for detecting a transition in a portion of the memory address presented to the memory, for example the row address. The memory is operable to select a previously sensed memory cell responsive to the remainder of the address without requiring a transition in the first portion of the address, and without requiring the precharge portion of the memory cycle. For example, the column address selects a bit to be communicated from the sense amplifiers, which are retaining the previously sensed data. The sense amplifiers retain the previously sensed data for so long as no transition in the row address occurs; the memory may include a terminal for receiving a signal which disables the effect of an address transition, so that the fast access mode is retained without regard to transitions in the row address portion of the memory address. A second embodiment having the fast access mode also has its array organized into blocks, so that the sense amplifiers for each array block can store data from a memory row different from those stored in the sense amplifiers for other blocks, allowing for an improved cache hit rate.

REFERENCES:
patent: 4573147 (1986-02-01), Aoyama et al.
patent: 4577293 (1986-03-01), Matick et al.
patent: 4616342 (1986-10-01), Miyamoto
patent: 4636991 (1987-01-01), Flannagan et al.
patent: 4658381 (1987-04-01), Reed et al.
patent: 4701889 (1987-10-01), Ando
patent: 4707809 (1987-11-01), Ando
patent: 4719602 (1988-01-01), Hag et al.
patent: 4849937 (1989-07-01), Yoshimoto
patent: 4855957 (1989-08-01), Nogami
patent: 4872143 (1989-10-01), Sumi
patent: 4894803 (1990-01-01), Aizaki
Goodman, et al. "The Use of Static Column RAM as a Memory Hierarchy," 11th Symp. on Computer Architecture, (IEEE Computer Soc. Press, 1984) pp. 167-175.
Ashmore et al., "A 20ns 1Mb CMOS Burst Mode EPROM" ISSCC Digest of Technical Papers (IEEE, Feb. 1989) pp. 40-41.
Sawada et al., "A 32-KByte Integrated Cache Memory," IEEE J. Sol. State Circ., vol. 24, No. 4 (Aug. 1989) pp. 881-888.
Ward et al., "Static-Column RAM as Virtual Cache," Laboratory for Computer Science, MIT, Cambridge Mass.
Smith, "Cache Memory Design: An Evolving Art," Spectrum vol. 24, No. 12 (IEEE, 1987) pp. 40-44.

Affiliated with

Also associated with

Rating

Memory with selective address transition detection for cache ope does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory with selective address transition detection for cache ope, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory with selective address transition detection for cache ope will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-903102