Memory with fast decoding

Details Memory with fast decoding Memory with fast decoding

1996-07-17

1997-11-25

Nelms, David C.

Static information storage and retrieval

Addressing

Sequential

365239, 36523009, 36523006, G11C 800

Patent

active

056919565

ABSTRACT:
A set of techniques are disclosed for organizing an electronic memory to increase the effective decoding speed while being able to randomly address storage locations in the memory. The memory typically contains a memory array (41 or 51) and address circuitry (40 or 50). In one memory-organization technique, the address circuitry contains a group of decoding segments (50.sub.1 -50.sub.M) arranged in series. Each decoding segment partially decodes an input memory address. In another memory-organization technique, the address circuitry contains a plurality of decoding segments (40.sub.1 and 40.sub.2) arranged in parallel, each decoding segment sequentially decoding different ones of the input memory addresses than each other decoding segment. A variation of the parallel memory-organization technique can be used with off-the-shelf memories.

REFERENCES:
patent: 5311468 (1994-05-01), Anderson
patent: 5383160 (1995-01-01), Furuyama
patent: 5566124 (1996-10-01), Fudeyasu et al.
patent: 5566371 (1996-10-01), Ogawa

Affiliated with

Also associated with

Rating

Memory with fast decoding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory with fast decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory with fast decoding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2112997