Memory with adiabatically switched bit lines

Details Memory with adiabatically switched bit lines Memory with adiabatically switched bit lines

1995-01-31

1996-06-11

Nelms, David C.

Static information storage and retrieval

Powering

365205, 365227, G11C 700

Patent

active

055263194

ABSTRACT:
A semiconductor memory is described incorporating an energy conserving cyclic power source for charging and discharging the bit line with a minimum voltage across the switches. The invention overcomes the problem of power dissipation in a semiconductor memory due to charging and discharging capacitances to a voltage supply or to ground. The cyclic power supply produces a slowly varying waveform to drive the bit lines or other lines in a memory array such as a dynamic RAM in a manner so that the energy stored on those lines or in the cyclic power source is recovered at the end of the cycle.

REFERENCES:
patent: 4330853 (1982-05-01), Heimeier et al.
patent: 4658382 (1987-04-01), Tran et al.
patent: 4893277 (1990-01-01), Kajigaya
patent: 5113372 (1992-05-01), Johnson
patent: 5140557 (1992-08-01), Yoshida
patent: 5157629 (1992-10-01), Sato et al.
patent: 5175706 (1992-12-01), Edme
patent: 5267201 (1993-11-01), Foss et al.
patent: 5267218 (1993-11-01), Elbert
patent: 5295111 (1994-03-01), Tsujimoto
patent: 5420823 (1995-05-01), Yonaga
J. G. Koller et al., "Adiabatic Switching, Low Energy Computing, and the Physics Of Storing and Erasing Information", Workshop on Phys. and Comp. Phys. Comp. 92, IEEE pp. 267-271.
W. C. Athas et al., "An Energy-Efficient CMOS Line Driver . . . ", U of So. Calif., Info. Sci. Inst., Marina del Ray, Ca, Nov. 2, 1993.
P. M. Solomon and D. Frank, "The Case for Reversible Computation", Int'l Workshop on Low Power Design 94, Napa, Ca., pp. 93-98.
L. J. Svensson and J. G. Koller, "Adiabatic charging without inductors", Int'l Workshop on Low Power Design 94, Napa, Calif. pp. 159-164.
S. G. Younis et al., "Asymptotically zero Energy Split-Level Charge . . . ", Int'l Workshop on Low Power Design 94, Napa, Ca. pp. 177-182.
W. C. Athas et al. "A Framework for Practical Low-Power Digital . . . " Int'. Workshop on Low Power Design 94, Napa, Calif. pp. 189-194.
Athas et al. "Low Power Digital Systems Based on Adiabatic . . . ", IEEE Trans. on VLSI Systems, vol. 2, Dec. 1994, p. 398.
John S. Denker, "A Review of Adiabatic Computing", IEEE Sym. on Low Power Electronics, San Diego, Ca. Oct. 10-12, 1994, pp. 94-97.
Thad Gabara, "Pulsed Power Supply CMOS--PPS CMOS", IEEE Sym. on Low Low Power Electronics, San Diego, Ca. Oct. 10-12, 1994, pp. 98-99.
L. J. Svensson et al., "Driving a capacitive load without dissipating fCV.sup.2 ", IEEE Sym. on Low Power Electronics, San Diego, Ca. Oct. 10-12, 1994, pp. 100-101.
T. Kawahara et al. "A Charge Recycle Refresh for Gb-scale DRAMs . . . " 1993 Sym. on VLSI Circuits, Digest of Tech. Papers, Kyoto, Japan.
J. S. Hall, "An Electroid Switching Model for Reversible . . . ", IEEE, Workshop on Phys. and Comp., PhysComp 92, Oct. 2, 1992, pp. 237-250.
R. C. Merkle, "Reversible electronic logic using switches", Nanotechnology 4 (1993) pp. 21-40.
C. H. Bennett, "Notes on the history of reversible computation", IBM J. Res. Develop. vol. 32, No. 1 Jan. 1988, pp. 16-23.
C. L. Seitz et al., "Hot-Clock nMOS", 1985 Chapel Hill Conf. on VLSI, Conf. Sci. Press, pp. 1-17.
C. Lutz et al. "Design of the Mosaic Element", 1984 Conf. on Advanced Research in VLSI, M.I.T., Jan. 23, 1984, pp. 1-10.

Affiliated with

Also associated with

Rating

Memory with adiabatically switched bit lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory with adiabatically switched bit lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory with adiabatically switched bit lines will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-359140