Memory utilizing a programmable delay to control address buffers

Details Memory utilizing a programmable delay to control address buffers Memory utilizing a programmable delay to control address buffers

1999-10-28

2000-08-22

Nelms, David

Static information storage and retrieval

Addressing

Including particular address buffer or latch circuit...

3652257, 36523006, G11C 800

Patent

active

06108266&

ABSTRACT:
A memory utilizing programmable delay circuits to control address buffers. A programmable delay device is provided for each block of a plurality of blocks of the memory device. Each block is associated with a corresponding bit array for storing data for the associated block. The delay device is used to delay activation of sense amplifiers from the time the block is selected which, in turn, corresponds to the duration of the addresses that are provided to the bit array within the block. Each of the delays within each block is programmed by a global fuse circuit, so that all of the blocks are programmed with the same delay. After fabrication of the memory device onto an integrated circuit (IC), all of the data paths within each block are measured under various voltage and temperature conditions to identify the slowest data path of all blocks of the memory device. Once a particular delay is identified for the slowest data path within the memory device, all of the programmable delays within each block are programmed with a corresponding delay. In this manner, all of the sense amplifiers within any selected blocks are activated after the programmed delay to ensure valid data. A similar delay device is provided within the clock control circuitry to pulse-width control the clock signal provided to the address buffers. The global fuse circuit used to program the delay device within each of the blocks is also used to program the delay device within the clock control circuit so that the program delay within the clock control circuit and the data blocks are essentially the same.

REFERENCES:
patent: 5289413 (1994-02-01), Tsuchida et al.
patent: 5321661 (1994-06-01), Iwakiri et al.
patent: 5920510 (1999-07-01), Yukutake et al.

Affiliated with

Also associated with

Rating

Memory utilizing a programmable delay to control address buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory utilizing a programmable delay to control address buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory utilizing a programmable delay to control address buffers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-588765