Static information storage and retrieval – Interconnection arrangements – Transistors or diodes
Patent
1977-09-29
1978-11-07
Hecker, Stuart N.
Static information storage and retrieval
Interconnection arrangements
Transistors or diodes
365184, 365189, 365230, G11C 506, G11C 800
Patent
active
041249003
ABSTRACT:
An improved electrically alterable non-volatile memory for storing information is described incorporating an array of memory cells composed of variable threshold field effect transistors, means for writing and reading information into and out of the array which includes precharged circuitry to provide predetermined voltages on the gate, source and drain electrodes of the transistors in the array before writing or reading and row decode circuitry on both sides of the array to permit closer spacing of the variable threshold transistors in the array.
REFERENCES:
patent: 3965462 (1976-06-01), Belt
Fagan John L.
Smith Philip C.
Hecker Stuart N.
Trepp R. M.
Westinghouse Electric Corp.
LandOfFree
Memory using interleaved rows to permit closer spacing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory using interleaved rows to permit closer spacing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory using interleaved rows to permit closer spacing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2235887