Memory-type sync generator with reduced memory requirements

Details Memory-type sync generator with reduced memory requirements Memory-type sync generator with reduced memory requirements

1981-06-24

1983-10-25

Martin, John C.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

H04N 506

Patent

active

044122500

ABSTRACT:
A television sync signal generator adapted for ready conversion among various television standards includes a memory in which information related to the amplitude of at least one component of a composite sync signal is stored at address locations each corresponding to at least one particular time in each recurrent television frame. A clock signal generator addresses the memory to sequentially read out the information so the sync signal can be reconstructed. For reducing the number of memory addresses required, each memory address contains information relating to the instantaneous resolution or clock rate. A sample rate controller is coupled to the memory for having the instantaneous clock address rate controlled in response to the contents of the memory.

REFERENCES:
patent: 3383461 (1968-05-01), Dryden
patent: 4169659 (1979-10-01), Marlowe
patent: 4280138 (1981-07-01), Stock
patent: 4291299 (1981-09-01), Hinz et al.
patent: 4316219 (1982-02-01), Smith et al.

Affiliated with

Also associated with

Rating

Memory-type sync generator with reduced memory requirements does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory-type sync generator with reduced memory requirements, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory-type sync generator with reduced memory requirements will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-715224