Memory transaction execution system and method for multiprocesso

Details Memory transaction execution system and method for multiprocesso Memory transaction execution system and method for multiprocesso

1995-03-31

1997-08-12

Chan, Eddie P.

395470, G06F 1200

Patent

active

056574720

ABSTRACT:
A multiprocessor computer system is provided having a multiplicity of sub-systems and a main memory coupled to a system controller. An interconnect module, interconnects the main memory and sub-systems in accordance with interconnect control signals received from the system controller. At least two of the sub-systems are data processors, each having a respective cache memory that stores multiple blocks of data and a respective master cache index. Each master cache index has a set of master cache tags (Etags), including one cache tag for each data block stored by the cache memory. Each data processor includes a master interface for sending memory transaction requests to the system controller and for receiving cache access requests from the system controller corresponding to memory transaction requests by other ones of the data processors. In the preferred embodiment, each memory transaction request is classified into one of two distinct master classes: a first transaction class including read memory access requests and a second transaction class including writeback memory access requests. The master interface and system controller have corresponding parallel request queues, one for each master class, for transmitting and receiving memory access requests. The system controller further includes memory transaction request logic for processing each memory transaction request and a duplicate cache index having a set of duplicate cache tags (Dtags), including one cache tag corresponding to each master cache tag in an associated data processor.

REFERENCES:
patent: 4228503 (1980-10-01), Waite et al.
patent: 4747043 (1988-05-01), Rodman
patent: 4992930 (1991-02-01), Gilfenther et al.
patent: 5036459 (1991-07-01), den Haan et al.
patent: 5058006 (1991-10-01), Durdan et al.
patent: 5193163 (1993-03-01), Sanders et al.
patent: 5222224 (1993-06-01), Flynn et al.
patent: 5226150 (1993-07-01), Callander et al.
patent: 5319753 (1994-06-01), MacKenna et al.
patent: 5398325 (1995-03-01), Chang et al.
patent: 5428799 (1995-06-01), Woods et al.
patent: 5432918 (1995-07-01), Stamm
patent: 5434993 (1995-07-01), Liencres et al.
patent: 5530933 (1996-06-01), Frink et al.
patent: 5537575 (1996-07-01), Foley et al.
"Rochester's Intelligent Gateway"; K.A. Lantz et al.; IEEE, vol. 15, No. 10, Oct. 1982; pp. 54-68.
"An approach to the design of distributed real-time operating systems"; Cvijovic,; Microprocessors and Microsystems; vol. 16, No. 2; 1992; pp. 81-89.
"A Second-Level Cache Controller for A Super-Scalar SPARC Procesor"; Chang et al.; 37th IEEE CompCon Conference; 2-24-28-92; pp. 142-151.

Affiliated with

Also associated with

Rating

Memory transaction execution system and method for multiprocesso does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory transaction execution system and method for multiprocesso, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory transaction execution system and method for multiprocesso will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-169005