Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2006-09-05
2006-09-05
Hoff, Marc S. (Department: 2857)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C702S118000, C702S119000, C702S120000, C702S183000, C702S185000, C702S186000, C702S189000, C714S718000, C365S201000
Reexamination Certificate
active
07103493
ABSTRACT:
Provided are a memory device testing apparatus and method of operating such an apparatus that can reduce the time required to test a memory device such as a DRAM. The memory testing apparatus includes a pattern generator, a test head, an address pointer, a selector, a failure memory, a failure bit counter and a controller for coordinating the operation of the various elements. Depending on the signals received from the controller, the pattern generator will generate background pattern(s) or test patterns and address information that are, in turn, output to the memory device under test and the selector. During functional testing of the memory device, failure data is accumulated in a failure memory and subsequently output to a failure bit counter using address information from the address pointer while the background or test pattern is being written to the memory device.
REFERENCES:
patent: 4414665 (1983-11-01), Kimura et al.
patent: 4757503 (1988-07-01), Hayes et al.
patent: 4876685 (1989-10-01), Rich
patent: 5615218 (1997-03-01), Tsurumi
patent: 5717694 (1998-02-01), Ohsawa
patent: 5862088 (1999-01-01), Takemoto et al.
patent: 5914964 (1999-06-01), Saito et al.
patent: 6314536 (2001-11-01), Kurosaki
patent: 6425095 (2002-07-01), Yasui
patent: 6560740 (2003-05-01), Zuraski et al.
patent: 0 828 257 (1998-03-01), None
patent: 09-33645 (1977-02-01), None
patent: 7220499 (1995-08-01), None
patent: 10106293 (1998-04-01), None
patent: 11259374 (1999-09-01), None
patent: 2002162445 (2002-06-01), None
patent: 9405700 (1994-06-01), None
Austrian Patent Office Search Report dated Sep. 30, 2004 in Appl. No. 200402951-8.
Akiyama Tsutomu
Kang Ki-Sang
Park Je-Young
Harness Dickey & Pierce PLC
Hoff Marc S.
Huynh Phuong
Samsung Electronics Co. LTD
LandOfFree
Memory testing apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory testing apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory testing apparatus and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3545970