Memory system with FIFO data input

Details Memory system with FIFO data input Memory system with FIFO data input

1991-06-21

1994-02-22

MacDonald, Allen R.

Boots, shoes, and leggings

395250, 3649263, 3649391, 36496433, 3649663, 364DIG2, 36523004, G06F 1300

Patent

active

052895840

ABSTRACT:
At least two double buffers or FIFOs, each FIFO including a first group of latches in series with a second group of latches, coupled between a host data bus and a corresponding bank or way of interleaved memory. The inputs of the first group of latches are coupled to the host data bus, and the inputs of the second group of latches are coupled to the outputs of the first group of latches of each double buffer or FIFO. The outputs of the second group of latches are coupled to the memory data bus of the corresponding way of interleaved memory. During a burst write sequence, an address is placed on the host address bus and a series of data doublewords are sequentially placed onto the host data bus, while the DRAMs of main memory are entering into page mode. The first group of latches of each double buffer or FIFO latches in every other data doubleword. The second level of latches stores the data from the corresponding first level of latches to provide the data to the DRAMs according to the timing requirements of the DRAMs. In this manner, the CPU or cache controller providing data to the host bus may operate at full speed without inserting wait states while the DRAMs enter into page mode.

REFERENCES:
patent: 4424561 (1984-01-01), Stanley et al.
patent: 4447878 (1984-05-01), Kinnie et al.
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 4800530 (1989-01-01), Itoh et al.
patent: 4803621 (1989-02-01), Kelly
patent: 4866603 (1989-09-01), Chiba
patent: 4870622 (1989-09-01), Aria et al.
patent: 4903197 (1990-02-01), Wallace et al.
patent: 4918587 (1990-04-01), Pechter et al.
patent: 4924375 (1990-05-01), Fung et al.
patent: 5051889 (1991-09-01), Fung et al.

Affiliated with

Also associated with

Rating

Memory system with FIFO data input does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system with FIFO data input, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system with FIFO data input will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-178592