Memory system wherein individual bits may be updated

Details Memory system wherein individual bits may be updated Memory system wherein individual bits may be updated

1979-07-05

1982-07-13

Shaw, Gareth D.

Boots, shoes, and leggings

365230, G11C 700, G06F 1300

Patent

active

043398049

ABSTRACT:
A memory system having a word-addressable memory and bit changing circuitry for changing or updating individual bits within the data words stored in the memory. The memory includes a primary memory and a copy memory. The copy memory stores duplicates of the data words stored in the primary memory. The bit changing circuitry receives a word having a bit to be changed from the copy memory and returns the word, including the changed bit, to both the primary memory and copy memory.

REFERENCES:
patent: 3350690 (1967-10-01), Rice
patent: 3668644 (1972-06-01), Looschen
patent: 3755791 (1973-08-01), Arzubi
patent: 3868646 (1975-02-01), Bergman
patent: 3889237 (1975-06-01), Alferness et al.
IBM Tech. Discl. Bull., Levine and Mandra, "Preserving Partial Data Fields and Deskewing of Data", vol. 14, No. 2, Jul. 1971, pp. 544-545.

Affiliated with

Also associated with

Rating

Memory system wherein individual bits may be updated does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system wherein individual bits may be updated, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system wherein individual bits may be updated will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-207217