Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Reexamination Certificate
2007-07-31
2007-07-31
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
C365S230010, C365S230030
Reexamination Certificate
active
11212329
ABSTRACT:
A memory system including a non-volatile flash memory and a method for simultaneously selecting a plurality of memory blocks are disclosed. The memory system is organized into multiple main blocks each having multiple smaller blocks, emulating a disk drive. Control lines activate a number of modes. In a first mode, high-order address lines select only one block, while in a second mode, user-specified multiple blocks are selected. Blocks are selected by loading registers with selection bits or by using some of the address lines directly as selection bits. Each bit specifies one of the blocks, and each bit is independent of the others. The memory system also includes a predecoder and a controller which controls the predecoder and the registers so as to select at least two blocks of memory cells. In a third mode, all of the blocks are selected, and in a fourth mode, all blocks are deselected. Selecting multiple blocks allows simultaneous erasing, writing, and reading of multiple bytes stored in the memory.
REFERENCES:
patent: 4642798 (1987-02-01), Rao
patent: 5418752 (1995-05-01), Harari et al.
patent: 5430859 (1995-07-01), Norman et al.
patent: 5530828 (1996-06-01), Kaki et al.
patent: 5541886 (1996-07-01), Hasbun
patent: 5659695 (1997-08-01), Kelley et al.
patent: 5680362 (1997-10-01), Parris et al.
patent: 5687114 (1997-11-01), Khan
patent: 5706233 (1998-01-01), Ooishi
patent: 5749088 (1998-05-01), Brown et al.
patent: 5822252 (1998-10-01), Lee et al.
patent: 5841721 (1998-11-01), Kwon et al.
patent: 5847999 (1998-12-01), Kwon
patent: 5901083 (1999-05-01), Atsumi et al.
patent: 6047352 (2000-04-01), Lakhani et al.
patent: 6097666 (2000-08-01), Sakui et al.
patent: 6243320 (2001-06-01), Hamamoto et al.
patent: 6307804 (2001-10-01), Ooishi
patent: 6452859 (2002-09-01), Shimano et al.
patent: 6462986 (2002-10-01), Khan
patent: 6490205 (2002-12-01), Wang et al.
patent: 6507885 (2003-01-01), Lakhani et al.
patent: 6515900 (2003-02-01), Kato et al.
patent: 6541816 (2003-04-01), Ramsbey et al.
patent: 6566699 (2003-05-01), Eitan
patent: 6618290 (2003-09-01), Wang et al.
patent: 6710631 (2004-03-01), Keeth et al.
patent: 6768685 (2004-07-01), Scheuerlein
patent: 6809987 (2004-10-01), Lakhani et al.
patent: 6856571 (2005-02-01), Lakhani et al.
patent: 6954400 (2005-10-01), Lakhani et al.
patent: 6961805 (2005-11-01), Lakhani et al.
patent: 7130239 (2006-10-01), Lakhani et al.
patent: 7133323 (2006-11-01), Lakhani et al.
patent: 2001/0000693 (2001-05-01), Hamamoto et al.
patent: 2003/0099903 (2003-05-01), Liang et al.
patent: 2003/0126385 (2003-07-01), Lakhani et al.
patent: 2003/0126386 (2003-07-01), Lakhani et al.
patent: 2005/0002264 (2005-01-01), Lakhani et al.
patent: 63-220497 (1988-09-01), None
patent: 08-235868 (1996-09-01), None
patent: 2001-101899 (2001-04-01), None
patent: 2001-236794 (2001-08-01), None
Adsitt Mathew L.
Chevallier Christophe J.
Lakhani Vinod C.
Micro)n Technology, Inc.
Nguyen Viet Q.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Memory system, method and predecoding circuit operable in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system, method and predecoding circuit operable in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system, method and predecoding circuit operable in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3819430