Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2006-07-26
2009-06-09
Mai, Son L (Department: 2827)
Static information storage and retrieval
Interconnection arrangements
C365S051000, C711S005000, C711S154000, C711S167000
Reexamination Certificate
active
07545664
ABSTRACT:
A memory system having a memory controller and a memory. The memory comprises one or more daisy chains of self timed memory chips. An address/command word is chained through a daisy chain of memory chips and is handled by one of the memory chips in the daisy chain of memory chips. Data to be written to a memory chip is sent as part of the address/command word, or is transferred on an outgoing data bus chain. Data read from a memory chip is transferred on an incoming data bus chain. Access timing on a memory chip is determined by a self time block on the memory chip.
REFERENCES:
patent: 5157635 (1992-10-01), Ellis et al.
patent: 6061293 (2000-05-01), Miller et al.
patent: 6173345 (2001-01-01), Stevens
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6392957 (2002-05-01), Shubat et al.
patent: 6502161 (2002-12-01), Perego et al.
patent: 6658523 (2003-12-01), Janzen et al.
patent: 6774734 (2004-08-01), Christensen et al.
patent: 7149864 (2006-12-01), Braun et al.
patent: 7206896 (2007-04-01), Perego et al.
patent: 7269088 (2007-09-01), Osborne
patent: 7345900 (2008-03-01), Bartley et al.
patent: 7345901 (2008-03-01), Bartley et al.
patent: 2004/0148482 (2004-07-01), Grundy et al.
patent: 2005/0235090 (2005-10-01), Lee et al.
patent: 2006/0041730 (2006-02-01), Larson
patent: 2006/0090112 (2006-04-01), Cochran et al.
patent: 2007/0083701 (2007-04-01), Kapil
Kilbuck, Kevin; “Fully Buffered DIMM—Unleashing Server Capacity”, May 25, 2005.
Preparing for FB-DIMM and DDR2—Application Overview, pp. 1-8, http:/www.tektronix.com/memory, 2005.
Bartley Gerald Keith
Becker Darryl John
Dahlen Paul Eric
Germann Philip Raymond
Maki Andrew Benson
International Business Machines - Corporation
Mai Son L
Williams Robert R.
LandOfFree
Memory system having self timed daisy chained memory chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system having self timed daisy chained memory chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system having self timed daisy chained memory chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4079881