Memory system for loading peripherals on power up

Details Memory system for loading peripherals on power up Memory system for loading peripherals on power up

1993-01-14

1995-10-03

Robertson, David L.

395775, G06F 1312

Patent

active

054559235

ABSTRACT:
A non-volatile memory connected to state logic is provided for autoloading peripheral target devices at power-on or system reset. The memory is preloaded with commands and data. At power-on or system reset the commands are executed in sequence, transferring data to selected target devices. Data is output in bit-serial fashion on a single line. Target devices are individually selected through use of separate clock lines. Clock signals on the clock lines can be internally generated using the state logic or a target-device-supplied clock can be received under program selection. The system reset signal is intercepted and retransmitted to control target device mode. System reset polarity, enable signal polarity, data block length, clock direction, internal clock frequency, and power-saving shutdown upon completion of all transfers are all programmably selectable features.

REFERENCES:
patent: 4030073 (1977-06-01), Armstrong et al.
patent: 4222491 (1980-09-01), Geppert
patent: 4245302 (1981-01-01), Amdahl
patent: 4410962 (1983-10-01), Daniels et al.
patent: 4430704 (1984-02-01), Page et al.
patent: 4516199 (1985-05-01), Frieder et al.
patent: 4535421 (1985-08-01), Duwel et al.
patent: 4589063 (1986-05-01), Shah et al.
patent: 4716523 (1987-12-01), Burrus, Jr. et al.
patent: 4747139 (1988-05-01), Taaffe
patent: 4791384 (1988-12-01), Mackey et al.
patent: 4808803 (1989-02-01), Magier et al.
patent: 4882711 (1989-11-01), Guillot
patent: 4899272 (1990-02-01), Fung et al.
patent: 4937777 (1990-06-01), Flood et al.
patent: 4942606 (1990-07-01), Kaiser et al.
patent: 4959860 (1990-09-01), Watters et al.
patent: 4999838 (1991-03-01), Horikawa
patent: 5012514 (1991-04-01), Renton
patent: 5021963 (1991-06-01), Brown et al.
patent: 5038320 (1991-08-01), Heath et al.
patent: 5050213 (1991-09-01), Shear
patent: 5111425 (1992-05-01), Takeuchi et al.
patent: 5179663 (1993-01-01), Iimura
patent: 5202997 (1993-04-01), Arato
patent: 5220673 (1993-06-01), Dalrymple et al.
patent: 5230058 (1993-07-01), Kumar et al.
patent: 5252965 (1993-10-01), Gidwani et al.
patent: 5263168 (1993-09-01), Toms et al.
patent: 5274771 (1993-12-01), Hamilton et al.
patent: 5327497 (1994-07-01), Mooney et al.
D. J. Comer, "Digital System Design: State Machine Versus Microprocessor Controller", IEEE Transactions on Education, vol. E-30 No. 2, May 1987, pp. 102-106.
D. Snyers et al., "Algorithmic State Machine Design and Automatic Theorem Proving: Two Dual Approaches to the Same Activity", IEEE Transactions on Computers, vol. C-35, No. 10, Oct. 1986, pp. 853-861.
P. Asham et al., "Optimum and Heuristic Algorithms for an Approach to Finite State Machine Decomposition", IEEE Transactions on Computer-Aided Design, vol. 10, No. 3, Mar. 1991, pp. 296-310.
"Section 2--Inter-Integrated (I.sup.2 C) Circuit Bus," 80C51-Based 8-Bit Microcontrollers, Signetics Company, Feb. 1992, pp. 134-156.
"Section 1--80C51 Family," 80C51-Based 8-Bit Microcontrollers, Signetics Company, Feb. 1992, pp. 31-37.
"XC1736A/XC1765 Serial Configuration PROM," The Programmable Gate Array Data Book, Xilinx, 1991, pp. 2-175 thru 2-183.
"Technology Update--Interfacing alternatives," EDN, vol. 36, No. 20, Oct. 1, 1991, p. 60.

Affiliated with

Also associated with

Rating

Memory system for loading peripherals on power up does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system for loading peripherals on power up, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system for loading peripherals on power up will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1083064