Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1987-06-24
1990-05-15
Hecker, Stuart N.
Static information storage and retrieval
Addressing
Plural blocks or banks
365239, 36518908, 36523008, 364900, G11C 700, G11C 800
Patent
active
049263862
ABSTRACT:
A memory system for storing an M.times.N array of data elements and for permitting simultaneous access to selected block, horizontal sequence and vertical sequence subarrays defined by the parameters p and q comprises only (pg+1) memory modules for storing the M.times.N array of data; address calculating apparatus which does not use any modulo-(pg+1) operations for determining the distribution of the data elements of a selected subarray among the memory modules and for alocating different addresses to subarray data elements assigned to the same memory module according to memory module assignment and address assignment functions; address routing apparatus separate from the address calculating apparatus for routing the addresses produced by the address calculating apparatus to the memory modules; data routing apparatus for routing the data elements to the memory modules; and control and enabling apparatus for controlling the address calculating, address routing and data routing apparatus and for enabling only pg of the (pg+1) memory modules for storage of the data elements of the selected subarray, only one modulo-(pg+1) operation being required for the address routing and memory module enabling functions.
REFERENCES:
patent: 4355376 (1982-10-01), Gould
Bank of Memories System for Mutiword Access-C. D. Coleman & A. Weinberger; IBM Technical Disclosure Bulletin, vol. 9, No. 9, Feb. 1967; pp. 1182-1183.
Multiword, multidirectional random Access Memory System-A. Weinberger; IBM Technical Disclosure Bulletin, vol. 10, No. 7, Dec. 1967; pp. 997-998.
Illiac IV Software and Application Programming-David J. Kuck; IEEE Transactions on Computers, vol. C-17, No. 8, Aug. 1968; pp. 758-770.
Access and Alignment of Data in an Array Processor-Duncan H. Lawrie; IEEE Transactions on Computers, vol. c-24, No. 12, Dec. 1975; pp. 1145-1155.
Memory Systems for Image Processing-David C. Van Voorhis & Thomas H. Morrin; IEEE Transactions on Computers, vol. c-27, No. 2, FReb. 1978; pp. 113-125.
A Study on the Image Processor Memory Architecture-Bum Chun Lee & Jong Won Park; Proceedings of International Computer Symposium 1980 (vol. II); pp. 954-960.
The Organization and Use of Parallel Memories-Paul Budnik & David J. Kuck; IEEE Transactions on Computers, Dec. 1971; pp. 1566-1569.
Design of High-Speed Digital Divider Units-J. H. P. Zurawski & J. B. Gosling IEEE Transactions on Computers, vol. c-30, No. 9, Sep. 1981; pp. 691-699.
Bowler Alyssa H.
Hecker Stuart N.
LandOfFree
Memory system for image processing having address calculating ci does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system for image processing having address calculating ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system for image processing having address calculating ci will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-627291