Patent
1995-04-24
1997-11-11
Lane, Jack A.
39542107, G06F 1214
Patent
active
056873549
ABSTRACT:
A secure read only memory in which an external address of (n-m) bits is applied to an address controller which converts the external address into an n bit internal address which is applied to a read only memory to obtain data stored in the read only memory at the address locations. The address controller includes detector circuits for detecting improper accesses to the memory. In response to an improper access to the memory, the memory controller will produce an improper access signal which improper access signal is used to terminate operation of the system or to modify the address so that the data produced in response to the external address has essentially no directly reproducable relationship to the actual address of the memory location of the random access memory where the data is stored.
REFERENCES:
patent: 3618040 (1971-11-01), Iwamoto
patent: 3742458 (1973-06-01), Inoue et al.
patent: 4087856 (1978-05-01), Attanasio
patent: 4264953 (1981-04-01), Douglas et al.
patent: 4368515 (1983-01-01), Nielsen
patent: 4377844 (1983-03-01), Kaufman
patent: 4495575 (1985-01-01), Eguchi
patent: 4519036 (1985-05-01), Green
patent: 4521853 (1985-06-01), Guttag
patent: 4583196 (1986-04-01), Koo
patent: 4646234 (1987-02-01), Tolman et al.
patent: 4716586 (1987-12-01), Bauer
patent: 5155829 (1992-10-01), Koo
Lane Jack A.
Moy Jeffrey D.
Weiss Harry M.
Weiss Harry M.
LandOfFree
Memory system and method for protecting the contents of a ROM ty does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system and method for protecting the contents of a ROM ty, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system and method for protecting the contents of a ROM ty will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1236704