Memory system and data writing method

Details Memory system and data writing method Memory system and data writing method

2008-05-20

2008-05-20

Elms, Richard T. (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S185170, C365S185330

Reexamination Certificate

active

07376012

ABSTRACT:
A data writing method is disclosed. In a memory system comprising a NAND flash memory and a controller which controls the memory, the memory system storing data provided from a host to the NAND flash memory, the data writing method comprises a steps of specifying a column address in which a column failure which has occurred in the NAND flash memory by the controller, and a step of, during writing into the NAND flash memory, writing data of a first logic level into a memory cell which corresponds to the specified column address regardless of write data provided from the controller.

REFERENCES:
patent: 6510537 (2003-01-01), Lee
patent: 6646930 (2003-11-01), Takeuchi et al.
patent: 2006/0109715 (2006-05-01), Lee et al.
patent: 2006/0224789 (2006-10-01), Cho et al.
patent: 7-29392 (1995-01-01), None
patent: 2002-117692 (2002-04-01), None
patent: 2004-182865 (2004-07-01), None

Affiliated with

Also associated with

Rating

Memory system and data writing method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system and data writing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system and data writing method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2806493