Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular signal path connections
Reexamination Certificate
2002-01-16
2004-03-09
Kielin, Erik J. (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular signal path connections
C365S225700
Reexamination Certificate
active
06703652
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to memory, and is more particularly related to a memory structure and method of making.
BACKGROUND OF THE INVENTION
Memory structures can have multiple layers and can require a transistor to decode the memory. The fabrication of memory structures of this type can require a significant number of processing steps for each layer of memory. Short processing time in the clean room environment is desirable because operation and maintenance of the clean room environment for memory cell fabrication using semiconductor technology processes is time consuming and expensive. Fewer process steps in memory structure fabrication are desirable because each fabrication process step is both an expense and an opportunity to reduce yield. As such, it would be an advance in the art to reduce the time and processing required to fabricate memory structures.
Layered memory structures can be fabricated on a semiconductor wafer that can be diced into a plurality of semiconductor chips. In large scale integration, a goal is to maximize the number of devices on a semiconductor chip. When a memory structure requires a transistor for decoding, the goal of large-scale integration in mitigated by the requirement for the space that is taken up by the decoding transistor. As such, it would be an advance in the art to fabricate memory structures without decoding transistors.
SUMMARY OF THE INVENTION
In one embodiment, a memory structure has a plurality of row conductors intersecting a plurality of column conductors at a plurality of intersections. Each intersection includes an electrically linear resistive element in series with a voltage breakdown element.
These and other features of the present invention will become more fully apparent from the following description and appended claims, or may be learned by the practice of the invention as set forth hereinafter.
REFERENCES:
patent: 5625220 (1997-04-01), Liu et al.
patent: 5714416 (1998-02-01), Eichman et al.
patent: 5726484 (1998-03-01), Hart et al.
patent: 5835396 (1998-11-01), Zhang
patent: 5926415 (1999-07-01), Shin
patent: 6002607 (1999-12-01), Dvir
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6185121 (2001-02-01), O'Neill
patent: 6185122 (2001-02-01), Johnson et al.
patent: 6515888 (2003-02-01), Johnson et al.
patent: 2003/0062590 (2003-04-01), Anthony
patent: 2003/0081445 (2003-05-01), Van Brocklin et al.
Dolan Jennifer M
Kielin Erik J.
LandOfFree
Memory structure and method making does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory structure and method making, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory structure and method making will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3272576