Memory storage verification system for use in an integrated circ

Details Memory storage verification system for use in an integrated circ Memory storage verification system for use in an integrated circ

1993-03-25

1995-10-24

Beausoliel, Jr., Robert W.

Excavating

371 511, 371 212, G06F 702, H04L 100

Patent

active

054616344

ABSTRACT:
A memory storage verification device for use with a memory storage unit in which electrical signals stored in selected memory locations are periodically accessed by an external processor. The device includes a register for storing the address of a memory location in the memory storage unit having a stored electrical signal, a comparator for comparing the address stored in the register with an electrical signal from the memory storage unit providing the address of the memory location being accessed by the external processor, and a latch including a trigger coupled to the output port of the comparator. The input port of the latch is coupled to the memory storage unit and receives the electrical signal stored in the memory location being accessed when the trigger receives a signal from the comparator.

REFERENCES:
patent: 3171349 (1965-03-01), Kodis et al.
patent: 3422406 (1969-01-01), Stahle
patent: 4547726 (1985-10-01), Premerlani
patent: 4715000 (1987-12-01), Premerlani
patent: 4723216 (1988-02-01), Premerlani
patent: 4896156 (1990-01-01), Garverick
patent: 4931993 (1990-06-01), Urushima
patent: 4951052 (1990-08-01), Jacob et al.
patent: 5014195 (1991-05-01), Farrel et al.
patent: 5126961 (1992-06-01), Garverick
patent: 5134578 (1992-07-01), Garverick et al.
patent: 5181033 (1993-01-01), Yassa et al.
patent: 5249188 (1993-09-01), McDonald
patent: 5274648 (1993-12-01), Eikill
patent: 5392302 (1995-02-01), Kemp
"A Use of Limit Cycle Oscillations to Obtain Robust Analog-to-Digital Converters," James C. Candy, IEEE Transactions on Communications, vol. COM-22, No. 3, pp. 298-305, Mar., 1974.
"A Programmable Mixed Signal ASIC for Power Management," D. McGrath, P. Jacob, H. Sailer, IEEE 1992 Custom Integrated Circuits Conference, pp. 19.4.1-19.4.3.
"Using Triangularly Weighted Interpolation to Get 13-Bit PCM from a Sigma-Delta Modulator," James C. Candy, Y. C. Ching, D. S. Alexander, IEEE Transactions on Communications, pp. 1268-1275, Nov., 1976.
"A Programmable Mixed-Signal ASIC for Power Metering," S. L. Garverick, D. T. McGrath, R. D. Baertsch, K. Fujino, 1991 IEEE International Solid State Circuits Conference, Digest of Technical Papers, pp. 36-37.
"A Programmable Mixed-Signal ASIC for Power Metering," S. L. Garverick, K. Fujino, D. T. McGrath, R. D. Baertsch, IEEE Journal of Solid-State Circuits, vol. 26, No. 12, pp. 2008-2016, Dec. 1991.
"Measuring Electrical Parameters of Power Line Operation, Using a Digital Computer," Garverick et al., Patent Application Serial No. 07/728,408, (GE Docket No. RD-21,093), filed Jul. 11, 1992. (Not enclosed).
"Plural-Channel Decimation Filter, as for Sigma-Delta Analog-to-Digital Converters," S. L. Garverick, Patent Application Serial No. 07/726,443, (GE Docket No. 21,444, C-I-P of U.S. Patent 5,126,961 (RD-21,091). (Not enclosed).
"Data Acquisition Systems with Programmable Bit-Serial Digital Signal Processors," Garverick et al., Patent Application Serial No. 07/653,935, (GE Docket No. RD-20,882), filed Feb. 11, 1991. (Not enclosed).

Affiliated with

Also associated with

Rating

Memory storage verification system for use in an integrated circ does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory storage verification system for use in an integrated circ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory storage verification system for use in an integrated circ will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1892223