1988-04-29
1990-02-20
Smith, Jerry
Excavating
371 224, 364717, G06F 1100
Patent
active
049032666
ABSTRACT:
A system and method for on-chip self test of memory circuits is disclosed. Memory circuit testing is accomplished by using a random pattern generator based upon a primitive polynomial and including a linear feedback shift register having at least one stage in addition to the number of address lines required for addressing the memory. The random pattern generator is capable of cycling through all memory addresses, including the all zero address. During each of four random pattern generator cycles, known data is written in or read out of each memory cell. By including means for writing and reading the complement of data during different random pattern generator cycles, both possible states of each memory cell may be tested. The outputted data is routed to multiple input signature register which generates a data signature for the memory which can in turn be compared to that known for a good memory. Logic circuit testing may also be accomplished using a known level sensitive scan design technique, the test output data also being outputted to the multiple input signature register. A single data signature may then be generated which is indicative of the good or bad status of both the logic and memory circuits.
REFERENCES:
patent: 3761695 (1973-09-01), Eichelberger
patent: 3783254 (1974-01-01), Eichelberger
patent: 4433413 (1984-02-01), Fasang
patent: 4513418 (1985-04-01), Bardell Jr. et al.
patent: 4519078 (1985-05-01), Komonytsky
patent: 4597080 (1986-06-01), Thatte et al.
patent: 4601034 (1986-07-01), Sridhar
patent: 4688223 (1987-08-01), Motika
patent: 4715034 (1987-12-01), Jacobson
patent: 4764926 (1988-08-01), Knight
patent: 4782487 (1988-11-01), Smelser
VLSI Systems Design, Dec. 1986, "Feedback Shift Registers for Self-Testing Circuits", by L. T. Wang et al., pp. 50-58.
IEEE Design & Test, Apr. 1985, "Built-In Self-Test Techniques", by E. J. McCluskey, pp. 21-28.
IEEE Transactions on Computers, vol. C-30, No. 11, Nov. 1981, "Design for Autonomous Test", by E. J. McCluskey et al., pp. 866-875.
IEEE Transactions on Computers, vol. C-35, No. 7, Jul. 1986, "Pseudorandom Arrays for Built-In Tests", by P. H. Bardell et al., pp. 653-658.
Beausoliel Robert W.
International Business Machines - Corporation
Schecter Manny W.
Smith Jerry
LandOfFree
Memory self-test does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory self-test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory self-test will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1621945