Memory request arbitrator

Details Memory request arbitrator Memory request arbitrator

1982-03-30

1985-08-20

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 1300

Patent

active

045368392

ABSTRACT:
A memory request arbitrator is provided for selecting one of a plurality of requesting devices, such as microprocessors, which may make a request to access a memory device common to the plurality of requestors. Requests from the devices are applied in common as a portion of an address to a read only memory, a priority sequencer providing another portion of the address. The read only memory provides a selection signal to the selected requestor. The priority sequencer is periodically updated to thereby change the priority of requestors such that priority is given to each of the requestors over time. The priority sequencer may be temporarily disabled to thereby allow a requestor a "back-to-back" memory access for a multi-cycle memory instruction. Finally, the initial state of the request lines is checked upon system start up to determine whether any of the request lines are unused. Only those request lines associated with presently operating requestors are able to provide request signals to the read only memory.

REFERENCES:
patent: 4159518 (1979-06-01), Draper et al.
patent: 4237534 (1980-12-01), Felix
patent: 4257095 (1981-03-01), Nadir
patent: 4281381 (1981-07-01), Ahuja et al.
patent: 4314335 (1982-02-01), Pezzi
patent: 4395753 (1983-07-01), Comfort et al.
patent: 4402040 (1983-08-01), Evett
patent: 4449183 (1984-05-01), Flahive et al.

Affiliated with

Also associated with

Rating

Memory request arbitrator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory request arbitrator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory request arbitrator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-564139