Memory refresh means including means for providing refresh addre

Details Memory refresh means including means for providing refresh addre Memory refresh means including means for providing refresh addre

1979-11-05

1982-02-16

Zache, Raulfe B.

Boots, shoes, and leggings

365222, G06F 1300, G11C 700

Patent

active

043162487

ABSTRACT:
Memory control circuitry is disclosed for providing memory refresh during battery back-up operation. Memory addressing circuitry is connected between circuitry, such as a processor, providing memory refresh addresses, and memory addressing inputs. During normal main power supply operation, refresh addresses are provided to the memory from the processor. Upon occurrence of a main power supply failure, and start of battery back-up operation, the last refresh address provided by the processor is stored in the memory addressing circuitry and successively incremented to provide refresh addresses to the memory .

REFERENCES:
patent: 4028675 (1977-06-01), Frankenberg
patent: 4158883 (1979-06-01), Kadono et al.
patent: 4172282 (1979-10-01), Aichelmann, Jr. et al.
patent: 4204254 (1980-05-01), Muzzani et al.
patent: 4218753 (1980-08-01), Hendrie

Affiliated with

Also associated with

Rating

Memory refresh means including means for providing refresh addre does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory refresh means including means for providing refresh addre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory refresh means including means for providing refresh addre will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-945157