Memory reference tagging

Details Memory reference tagging Memory reference tagging

1994-08-12

1997-04-08

Harrell, Robert B.

Boots, shoes, and leggings

364DIG1, 364DIG2, 3642318, 3642624, 364263, 3642631, G06F 930

Patent

active

056196628

ABSTRACT:
A pipelined processor includes an instruction box including a register mapper, to map register operand fields of a set of instructions and an instruction scheduler, fed by the set of instructions, to reorder the issuance of the set of instructions from the instruction processor. The mapped register operand fields are associated with the corresponding instructions of the reordered set of instructions prior to issuance of the instructions. The processor further includes a branch prediction table which maps a stored pattern of past histories associated with a branch instruction to a more likely prediction direction of the branch instruction. The processor further includes a memory reference tagging store associated with the instruction scheduler so that the scheduler can reorder memory reference instructions without knowing the actual memory location addressed by the memory reference instruction.

REFERENCES:
patent: 4760519 (1988-07-01), Papworth et al.
patent: 4807115 (1989-02-01), Torng
patent: 5241633 (1993-08-01), Nishi
Two-Level Adaptive Training Branch Prediction Yeh et al. International Symposium on Microarchitecture After Nov. 18-20, 1991 Paper #0-89791-460-0/91/0011/0051.
Instruction Reordering for Fork-Join Parallelism, After Jun. 20-22, 1990 Paper #0-89791-364-7/90/0006/0322.
Alternative Implementations of Two-Level Adaptive Branch Prediction, Yeh, et al. The 19th Annual Symposium on Computer Architecture May 1992.
U.S. Patent Application Serial No. 07/546,364 I-Cache Next Line Prediction.
US Patent Application Serial No. 07/546,411 One Cycle Register Mapping.
Dynamic Instruction Scheduling and the Astronautics ZS-1, James E. Smith, Jul. 1989, Computer Magazine.
A Multiple, Out-Of-Order, Instruction Issuing System for Superscalar Processors, Harry Dwyer III, Aug. 1991.

Affiliated with

Also associated with

Rating

Memory reference tagging does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory reference tagging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory reference tagging will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2402730