Memory patching system

Details Memory patching system Memory patching system

1984-01-03

1988-09-06

Harkcom, Gary V.

Boots, shoes, and leggings

364174, G11C 1134, G06F 700

Patent

active

047697679

ABSTRACT:
A data processing system comprising a central processing unit, a read-only memory, a changeable read-only memory and a read-write memory. A resident computer program is stored in the read-only memory, and instructions corresponding to program changes are stored in the changeable read-only memory. The program is assembled, revised and stored in the read-write memory from which the revised program can then be executed by the central processing unit. Other or further program revisions may be made by changing or reprogramming the changeable read-only memory.

REFERENCES:
patent: 4019175 (1977-04-01), Nakao et al.
patent: 4064490 (1977-12-01), Nagel
patent: 4115853 (1978-09-01), Dummermuth
patent: 4130730 (1982-07-01), Ostrowski
patent: 4400798 (1983-08-01), Francis et al.
patent: 4403303 (1983-09-01), Howes et al.
patent: 4422144 (1983-12-01), Johnson et al.
patent: 4498151 (1985-02-01), Henry
E.D.N., vol. 28, No. 21, Oct. 1983, A. J. Morales et al., "Adding EEPROM to ROM expands IC Versatility", pp. 177-188.

Affiliated with

Also associated with

Rating

Memory patching system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory patching system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory patching system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1610681