Memory patching circuit with increased capability

Details Memory patching circuit with increased capability Memory patching circuit with increased capability

1975-10-16

1977-06-07

Shaw, Gareth D.

Communications: electrical

Digital comparator systems

G06F 1300

Patent

active

040286797

ABSTRACT:
A read only memory (ROM) patching arrangement is disclosed for providing valid output information whenever defective ROM word locations containing invalid information are addressed. The disclosed arrangement, which includes a decoder comprising a plurality of small capacity PROMs, detects the receipt of each address word representing a defective location, temporarily inhibits the output of the ROM, and causes a small auxiliary memory to output valid information as a substitute for that in the defective ROM location. The patching capability of the auxiliary memory and the decoder PROMs is increased by extending n bits of each ROM address word to n inputs of the auxiliary memory as well as to n inputs of each decoder PROM. The remaining inputs of the decoder PROMs, taken collectively, each receive a different one of the remaining bits of each ROM address.

REFERENCES:
patent: 3934227 (1976-01-01), Worst

Affiliated with

Also associated with

Rating

Memory patching circuit with increased capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory patching circuit with increased capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory patching circuit with increased capability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1241131