Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2006-07-11
2006-07-11
Mai, Son (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S189040, C365S200000
Reexamination Certificate
active
07075855
ABSTRACT:
An output timing control circuit for use with a memory array. The output timing control circuit includes a redundancy decode circuit and a bit column output circuit. The bit column output circuit includes a first bit column output gate and a second bit column output gate, each bit column output gate is coupled to a bitline in the memory array. A precharge circuit is coupled to an output of the first bit column output gate and the second bit column output gate. The precharge circuit is responsive to a port enable signal. The redundancy decode circuit receives the port enable signal and a fuse signal and activates one of the first bit column output gate and the second bit column output gate.
REFERENCES:
patent: 6310803 (2001-10-01), Hidaka
patent: 6331956 (2001-12-01), Ooishi et al.
patent: 6349072 (2002-02-01), Origasa et al.
patent: 6414892 (2002-07-01), Furumochi
patent: 6657886 (2003-12-01), Adams et al.
patent: 6737685 (2004-05-01), Aipperspach et al.
patent: 6741493 (2004-05-01), Christensen et al.
patent: 6771552 (2004-08-01), Fujisawa
patent: 2005/0007813 (2005-01-01), Adams et al.
Bunce Paul A.
Davis John D.
Plass Donald W.
Auspurger Lynn
Cantor & Colburn LLP
International Business Machines - Corporation
Mai Son
LandOfFree
Memory output timing control circuit with merged functions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory output timing control circuit with merged functions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory output timing control circuit with merged functions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3557446