Memory organization and output sequencer for a signal processor

Multiplex communications – Wide area network – Packet switching

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

379283, H04J 312

Patent

active

049088254

ABSTRACT:
A specialized tone receiver is capable of detecting tones on many different digital signal channels simultaneously. A single memory is used to buffer incoming digital signals. Independent write and read sequencers write samples into and read samples from the buffer memory, respectively. The write sequencer writes all samples corresponding to a given sample time at essentially the same time, while the read sequencer reads out all of the samples corresponding to a given channel of interest in reverse sequential chronological order (i.e., in the opposite order from the order the samples were written) beginning with the most current sample. A priority structure controls access to the buffer memory, with the read sequencer being granted a higher access priority than the write sequencer. A filtering algorithm symmetrical in time and executed by a digital signal processor controlled by the same microcode sequencer which controls the read sequencer is used to detect specific frequencies present in the read channel samples. A separate, slower processor performs time validation functions on a time scale which is extremely slow compared with the time scale at which frequency validation is performed. The specialized tone receiver is extremely fast, requires only a single, relatively small input buffer memory (e.g., 128K bytes for a 512 channel PCM bus), and is capable of detecting several different specialized signalling tones on all of the channels of a multiport mulitchannel PCM bus in very close to real time.

REFERENCES:
patent: Re29460 (1977-10-01), Mills
patent: 3516071 (1970-06-01), Roos
patent: 3773981 (1973-11-01), Stilwell et al.
patent: 4153819 (1979-03-01), Olsen
patent: 4277650 (1981-01-01), Arend et al.
patent: 4399536 (1983-11-01), Metz
patent: 4460806 (1984-12-01), Canniff et al.
patent: 4460808 (1984-07-01), Battista et al.
patent: 4502049 (1985-03-01), Atkinson
patent: 4626628 (1986-07-01), Ramsaran et al.
patent: 4626629 (1986-08-01), Premoli et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory organization and output sequencer for a signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory organization and output sequencer for a signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory organization and output sequencer for a signal processor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-56004

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.