Memory module with selectable byte addressing for digital data p

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

340173R, G06F 910

Patent

active

040457818

ABSTRACT:
A memory arrangement for a digital data processing system that includes a high-speed associative memory unit and a random access back-up unit. The associative memory unit contains a multiple location address memory and a multiple location data memory wherein there is a correspondence between each address location and a data location. Each time a central processor initiates a reading operation, it issues an address to define a data location. If the associative memory unit contains that address at a location in its address memory, it performs a reading memory cycle and transfers data from the corresponding location in the data memory directly to the central processor. If the data is not available in the associative memory unit during a reading operation, or if the central processor is transferring data to the address location during a writing operation, the associative memory unit causes the back-up unit to perform a corresponding memory cycle. If the address memory in the associative memory unit contains a corresponding address, the new data also is transferred to the corresponding location in the data memory. Secondary memory units, such as disk memory units, and input/output units also communicate with the back-up memory unit and the associative memory unit. For example, a disk memory unit may transfer data to locations in the back-up memory unit, and such a device transmits an address to the back-up memory unit during such transfers. If the associative memory unit contains data from a corresponding location, the contents of the addressed location are modified to indicate that the data in the corresponding back-up location has been changed.

REFERENCES:
patent: 3368207 (1968-02-01), Beausoleil
patent: 3395397 (1968-07-01), King et al.
patent: 3432813 (1969-03-01), Annunziata et al.
patent: 3454929 (1969-07-01), Hynes et al.
patent: 3488633 (1970-01-01), King et al.
patent: 3569939 (1971-03-01), Doblmaier et al.
patent: 3582896 (1971-06-01), Silber

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory module with selectable byte addressing for digital data p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory module with selectable byte addressing for digital data p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory module with selectable byte addressing for digital data p will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-964868

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.