Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2006-12-14
2010-02-02
Nguyen, Tuan T (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S051000, C365S149000, C365S202000
Reexamination Certificate
active
07656744
ABSTRACT:
A novel memory module with a multiple-rank configuration is provided to solve the problem that high-speed operation is impossible due to the fact that timing of a data strobe signal input to a memory is deviated from timing of a clock signal input thereto. In the memory module, a load capacity is provided at the vicinity of a clock signal input pin of a phase-locked loop circuit where the clock signal is input to match a time constant of a data strobe signal line with a time constant of a clock signal line. The matching of the input timings of the clock signal and the data strobe signal input to the memory enables the memory module to operate at a high speed.
REFERENCES:
patent: 5495435 (1996-02-01), Sugahara
patent: 6128748 (2000-10-01), MacWilliams et al.
patent: 7313715 (2007-12-01), Yoo et al.
patent: 7412616 (2008-08-01), Matsui et al.
patent: 7457174 (2008-11-01), Braun et al.
patent: 11-191019 (1999-07-01), None
patent: 2004-70800 (2004-03-01), None
patent: 2004-138480 (2004-05-01), None
patent: 2004-531981 (2004-10-01), None
patent: 2005-78547 (2005-03-01), None
Aoki Yurika
Funaba Seiji
Nishio Yoji
Elpida Memory Inc.
Nguyen Tuan T
Sofocleous Alexander
Sughrue & Mion, PLLC
LandOfFree
Memory module with load capacitance added to clock signal input does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory module with load capacitance added to clock signal input, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory module with load capacitance added to clock signal input will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4232499