Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2005-08-30
2005-08-30
Lam, David (Department: 2827)
Static information storage and retrieval
Interconnection arrangements
C365S051000, C365S052000
Reexamination Certificate
active
06937494
ABSTRACT:
A memory module includes at least one CAR and a plurality of DRAMs provided so as to be close and adjacent to one another on one face and the other face of a module substrate. The DRAMs are divided into a plurality of memory groups. Memory groups adjacent to each other of these memory groups are paired with each other. One of this pair is a 1-ranked memory group and the other is a 2-ranked memory group. This pair of the memory groups is connected to the CAR via short wiring with a T-branch structure having a short stub. One of the pair of the memory groups on the signal-reception side functions as an open end. Active termination is performed by a termination resistor of the other of the pair of the memory groups on the signal-non-reception side. Subsequently, signal reflections can be reduced.
REFERENCES:
patent: 6594170 (2003-07-01), Kudou et al.
patent: 2003-85121 (2003-03-01), None
Funaba Seiji
Nishio Yoji
Elpida Memory Inc.
Katten Muchin & Rosenman LLP
Lam David
LandOfFree
Memory module, memory chip, and memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory module, memory chip, and memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory module, memory chip, and memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3479694