Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2006-04-04
2006-04-04
Elms, Richard (Department: 2824)
Static information storage and retrieval
Interconnection arrangements
C365S051000, C365S226000
Reexamination Certificate
active
07023719
ABSTRACT:
A memory module is provided as well as a method for forming a memory module. The memory module includes a printed circuit board having opposed first and second outside surfaces. At least one via can extend through the printed circuit board and couples a conductor on one outside surface to a conductor on another outside surface. A semiconductor memory device on one of those outside surfaces can thereby be connected to one end of the via, with another semiconductor memory device on the opposing outside surface connected to the other end of the via. Preferably, the pair of memory devices are placed on a portion of each respective outside surface so that they essentially align in mirrored fashion with each other. Accordingly, any vias which extend from the footprint of one memory device will take the shortest path to the footprint of the other memory device, with the stubs between the footprint and the via being of essentially the same length and relatively short. The printed circuit board preferably has no more than four conductive layers dielectrically spaced from each other. Two layers are reserved for the opposing outer surfaces, and two layers carrying power and ground signals are embedded within the board. The memory devices are preferably DDR SDRAMs connected to each other as well as a memory controller, each of are placed and maintained upon a single printed circuit board.
REFERENCES:
patent: 5260892 (1993-11-01), Testa
patent: 5563773 (1996-10-01), Katsumata
patent: 5719750 (1998-02-01), Iwane
patent: 5856937 (1999-01-01), Chu et al.
patent: 5945886 (1999-08-01), Millar
patent: 6044032 (2000-03-01), Li
patent: 6154419 (2000-11-01), Shakkarwar
patent: 6381164 (2002-04-01), Fan et al.
patent: 6545895 (2003-04-01), Li et al.
patent: 6615326 (2003-09-01), Lin
patent: 6618320 (2003-09-01), Hasegawa et al.
patent: 2003/0048616 (2003-03-01), Ko et al.
patent: 2003/0107908 (2003-06-01), Jang et al.
patent: 2003/0137860 (2003-07-01), Khatri et al.
patent: 2003/0169614 (2003-09-01), Bhakta et al.
patent: 10309030 (2000-01-01), None
“Stub Series Terminated Logic for 2.5 Volts (SSTL 2)”, JEDEC Standard, JESD8-9B, May 2002.
184 Pin PC 1600/2100 DDR SDRAM Unbuffered DIMM Design Specification, JEDEC Standard, Revision 1.1, Apr. 2003.
“TN-46-05, General DDR SDRAM Functionality”, Micron Technology, Jul. 2001.
Hung Eric
Sai Norman
Daffer McDaniel LLP
Elms Richard
LSI Logic Corporation
Nguyen Dang
LandOfFree
Memory module having mirrored placement of DRAM integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory module having mirrored placement of DRAM integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory module having mirrored placement of DRAM integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3574955