Memory module assembly using partially defective chips

Details Memory module assembly using partially defective chips Memory module assembly using partially defective chips

2006-03-14

2006-03-14

Patel, Ramesh (Department: 2121)

Data processing: generic control systems or specific application

Specific application, apparatus or process

Product assembly or manufacturing

C700S097000, C700S110000, C700S117000, C029S832000, C029S840000, C365S200000, C365S225700, C365S230030

Reissue Patent

active

RE039016

ABSTRACT:
Methods and devices for using less-than-perfect memory chips and packages in the manufacture of memory modules. In the preferred method the failed I/O lines in primary memory packages are disconnected and replaced by selected I/O lines from flawless or partially defective backup parts all mounted on the same module. The various processes comprise sorting of partially defective parts according to the results of wafer or packages test, judicious distribution of backup parts on a PC board module and routing of their I/O lines, optimized patching techniques and multi-level tests and repatching routines. The methods and processes are equally applicable to Chip On Board assemblies as well as package assemblies.

REFERENCES:
patent: 3714637 (1973-01-01), Beausoleil
patent: 3753235 (1973-08-01), Daughton et al.
patent: 3781826 (1973-12-01), Beausoleil
patent: 3984860 (1976-10-01), Logue
patent: 4333152 (1982-06-01), Best
patent: 4445187 (1984-04-01), Best
patent: 4569026 (1986-02-01), Best
patent: 4992984 (1991-02-01), Busch et al.
patent: 5006987 (1991-04-01), Harless
patent: 5208178 (1993-05-01), Usami
patent: 5240866 (1993-08-01), Friedman et al.
patent: 5347306 (1994-09-01), Nitta
patent: 5444366 (1995-08-01), Chiu
patent: 5448488 (1995-09-01), Oshima
patent: 5461714 (1995-10-01), Honiden et al.
patent: 5490232 (1996-02-01), Asano et al.
patent: 5598341 (1997-01-01), Ling et al.
patent: 5615387 (1997-03-01), Crockett et al.
patent: 5657281 (1997-08-01), Rao
patent: 5691907 (1997-11-01), Resler et al.
patent: 5832595 (1998-11-01), Maruyama et al.
patent: 5835378 (1998-11-01), Scepanovic et al.
patent: 5887343 (1999-03-01), Salatino et al.
A Robot Organizing Purposive Behavior By Itself Abstract, Author: Ikeda et al., Published Jun. 30, 1992.
L.J. Bosch and C.F. Hardiman, “Dynamic Selection of Partial Good Array Chips by Bit Address Selection,” IBM Technical Disclosure Bulletin, vol. 25, No. 3B, pp. 1485-1487, Aug. 1982.
F.J. Aichelmann, Jr., “Multiplexed Partial-Good Chip Scheme . . . ”, IBM Technical Discosure Bulletin, vol. 22, No. 1, pp. 138-139, Jun. 1979.

Affiliated with

Also associated with

Rating

Memory module assembly using partially defective chips does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory module assembly using partially defective chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory module assembly using partially defective chips will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3569775