Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1991-11-27
1993-07-13
Gossage, Glenn
Static information storage and retrieval
Magnetic bubbles
Guide structure
395550, 365193, 36523003, 365233, 3652385, 371 491, G06F 1300, G06F 1110, G06F 104, G11C 700
Patent
active
052281329
ABSTRACT:
A semiconductor memory architecture, which includes a given number of discrete components, provides a memory module of increased capacity. The memory module includes a plurality of discrete data memory circuits each organized to provide an individual data string having a length that is an integer multiple of four bits. Each memory circuit has a different separate data lead. A row address strobe signal is applied to the memory circuits. A different column address strobe signal is applied to pairs of the memory circuits. Another discrete memory device includes plural dynamic cell arrays, each of the dynamic cell arrays having a terminal for receiving a row address strobe and a different separate data lead. Each of the dynamic cell arrays has a terminal for receiving a different column address strobe signal.
REFERENCES:
patent: 4081701 (1978-03-01), White, Jr. et al.
patent: 4371963 (1983-02-01), Edwards, Jr. et al.
patent: 4375665 (1983-03-01), Schmidt
patent: 4453251 (1984-06-01), Osman
patent: 4583204 (1986-04-01), Takemae et al.
patent: 4636986 (1987-01-01), Pinkham
patent: 4656605 (1987-04-01), Clayton
patent: 4658377 (1987-04-01), McElroy
patent: 4679196 (1987-07-01), Tsujimoto
patent: 4797850 (1989-01-01), Amitai
patent: 4875190 (1989-10-01), Sakano
MOS Memory, Texas Instruments Incorporated (1988), pp. 4-119 to 4-150--TMS44C256 and TMS44C257; pp. 4-79 to 4-118--TMS44C251; and pp. 5-31 to 5-39--TM024EAD9 Texas Instruments Incorporated Data Sheet TMS44C260.
Neal Joseph H.
Poteet Kenneth A.
Donaldson Richard L.
Gossage Glenn
Havill Richard B.
Heiting Leo N.
Texas Instrument Incorporated
LandOfFree
Memory module arranged for data and parity bits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory module arranged for data and parity bits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory module arranged for data and parity bits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2319370