Static information storage and retrieval – Interconnection arrangements
Patent
1989-09-29
1992-02-18
Gossage, Glenn
Static information storage and retrieval
Interconnection arrangements
365 52, 36523003, 3652385, G11C 506, G11C 1134
Patent
active
050899937
ABSTRACT:
A semiconductor memory architecture, which includes a given number of discrete components, provides a memory module of increased capacity. The memory module includes a plurality of discrete data memory circuits each organized to provide an individual data string having a length that is an integer multiple of four bits. The data memory circuits are arranged to provide a combined data string having a length equal to the sum of the individual data string lengths. Each data memory circuit includes a signal line connected to control transfer of individual data strings. A different data pin is associated with each bit of the combined data string to transfer a datum for output from the memory module. Each signal line is connected to a control pin to receive an external signal for initiating transfer of one of the individual strings from one of the data memory circuits. The module further includes an additional memory circuit having a plurality of additional signal lines and a plurality of additional data lines. A first of the additional signal lines is wired in common with the signal line of a first one of the data memory circuits. A second of the additional signal lines is wired in common with the signal line of a second one of the data memory circuits. The additional memory circuit is responsive to transfer a bit of data along one of the additional data lines when an individual data string is transferred from one of the data memory circuits.
REFERENCES:
patent: 4081701 (1978-03-01), White, Jr. et al.
patent: 4375665 (1983-03-01), Schmidt
patent: 4583204 (1986-04-01), Takemae et al.
patent: 4636986 (1987-01-01), Pinkham
patent: 4656605 (1987-04-01), Clayton
patent: 4658377 (1987-04-01), McElroy
MOS Memory, Texas Instruments Incorporated (1988), pp. 4-119 to 4-150-TMS44C256 and TMS44C257; pp. 4-79 to 4-118-TMS44C251; and pp. 5-31 to 5-39-TMO24EAD9 Texas Instruments Incorporated Data Sheet TMS44C260.
Neal Joseph H.
Poteet Kenneth A.
Bassuk Lawrence J.
Donaldson Richard L.
Gossage Glenn
Havill Richard B.
Texas Instruments Incorporated
LandOfFree
Memory module arranged for data and parity bits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory module arranged for data and parity bits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory module arranged for data and parity bits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1828817