Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1995-08-08
1998-07-21
Bayerl, Raymond J.
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
345501, G06F 1206
Patent
active
057840750
ABSTRACT:
A geometry accelerator for a computer graphics system performs transformations on vertex data representative of graphics primitives, decomposes quadrilaterals into triangles, and performs lighting, clipping and plane equation calculations for each primitive. The geometry accelerator incorporates a memory mapping technique that achieves high efficiency transfer of vertex information from the host computer to the geometry accelerator. A double buffered vertex RAM with granularity permits the quantity of data transferred to the geometry accelerator to be reduced. The transformation and decomposition engines of the geometry accelerator employ data management techniques in which calculations for shared vertices and shared edges of primitives are performed only once.
REFERENCES:
patent: 3653001 (1972-03-01), Ninke
patent: 4538183 (1985-08-01), Kano et al.
patent: 5348579 (1994-09-01), Nakasuji et al.
patent: 5367632 (1994-11-01), Bowen et al.
patent: 5371840 (1994-12-01), Fischer et al.
patent: 5408605 (1995-04-01), Deering
patent: 5481651 (1996-01-01), Herold
patent: 5543824 (1996-08-01), Priem et al.
Bayerl Raymond J.
Hewlett--Packard Company
Nguyen Cao H.
LandOfFree
Memory mapping techniques for enhancing performance of computer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory mapping techniques for enhancing performance of computer , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory mapping techniques for enhancing performance of computer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1651042