Memory interface system having combined command, address and dat

Details Memory interface system having combined command, address and dat Memory interface system having combined command, address and dat

1980-06-26

1984-02-07

Heckler, Thomas M.

Boots, shoes, and leggings

G06F 1306

Patent

active

044307241

ABSTRACT:
A memory interface system employs a communications protocol to distinguish between command signals, address signals and data signals appearing on the same bus lines. Each memory coupled to the bus lines detects the change between a default state on the bus lines and a command signal. A detector within each memory determines from the received command signal the type of memory operation to be performed and prepares the memory for that operation. These operations may include reading or writing data within specified locations in the memory or reading or writing within the program counter associated with the memory. The detector is only responsive to received command signals when a predetermined state follows the default state.

REFERENCES:
patent: 3859635 (1975-01-01), Watson et al.
patent: 4181974 (1980-01-01), Lemay et al.

Affiliated with

Also associated with

Rating

Memory interface system having combined command, address and dat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory interface system having combined command, address and dat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory interface system having combined command, address and dat will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2164830