Memory interface for asynchronous transfer mode segmentation and

Details Memory interface for asynchronous transfer mode segmentation and Memory interface for asynchronous transfer mode segmentation and

1995-07-07

1998-12-01

Lall, Parshotam S.

Multiplex communications

Wide area network

Packet switching

370474, 370395, G06F 1300

Patent

active

058451536

ABSTRACT:
An asynchronous transfer mode (ATM) segmentation and reassembly (SAR) circuit uses a memory map which accommodates a variety of memory sizes. The SAR circuit generates address signals according to the memory map which is independent of memory size. The most significant bits (MSBs) of the address are ignored for memories having fewer address terminals than the SAR circuit. The memory map allocates N-bit addresses to buffers and an expansion area. A first buffer has addresses with i+1 MSBs set to 1 and a second buffer has addresses with i+1 MSBs set to 0. i MSBs can be ignored without causing address conflicts because an address for the first buffer has at least one bit that differs from a corresponding bit in an address for the second buffer. The first and second buffers expand, as required, into the expansion area between the buffer. For an application using the smallest memory, conflicts do not occur because the first and second buffers are sufficient for the minimum memory applications. Typically, buffers adjacent the expansion area contain information describing channels of an ATM network and expand into the expansion area if the network has more than a predetermined number of channels.

REFERENCES:
patent: 5295246 (1994-03-01), Bischoff et al.
patent: 5379297 (1995-01-01), Glover et al.
patent: 5412781 (1995-05-01), Lukas et al.
patent: 5606559 (1997-02-01), Badger et al.
patent: 5768275 (1998-06-01), Lincoln et al.
Tomimitsu et al.; An ATM Chip Set for High Performance Computer Interfaces, Affording Over 100Mbp Sustained Throughput; IEEE 1995 Custom Integrated Circuits Conference; Feb. 1995; pp. 439-442.

Affiliated with

Also associated with

Rating

Memory interface for asynchronous transfer mode segmentation and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory interface for asynchronous transfer mode segmentation and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory interface for asynchronous transfer mode segmentation and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2402711