Memory interconnect network having separate routing networks for

Details Memory interconnect network having separate routing networks for Memory interconnect network having separate routing networks for

1993-04-30

1997-04-22

Lee, Thomas C.

395872, 395800, 395475, 395477, G06F 1300

Patent

active

056236980

ABSTRACT:
A processor to memory interconnect network can be used to construct both small and large scale multiprocessing systems. The interconnect network includes network modules and memory modules. The network and memory modules are constructed of a series of n.times.m switches, each of which route n inputs to m outputs. The switches are designed such that message contention in the interconnect network is reduced. The switches, and thus the memory and network modules are highly modular, thus allowing virtually any scale multiprocessing system to be constructed utilizing the same components.

REFERENCES:
patent: 3676852 (1972-07-01), Abernathy et al.
patent: 4412303 (1983-10-01), Barnes et al.
patent: 4630260 (1986-12-01), Toy et al.
patent: 4809232 (1989-02-01), Baumbaugh et al.
patent: 4811210 (1989-03-01), McAulay
patent: 4821034 (1989-04-01), Anderson et al.
patent: 4952930 (1990-08-01), Franaszet et al.
patent: 4970418 (1990-11-01), Masterson
patent: 5008812 (1991-04-01), Bhandarkar et al.
patent: 5018129 (1991-05-01), Netravali et al.
patent: 5021945 (1991-06-01), Morrison et al.
patent: 5088091 (1992-02-01), Schroeder et al.
patent: 5179702 (1993-01-01), Spix et al.
patent: 5287491 (1994-02-01), Hsu
patent: 5299317 (1994-03-01), Chen et al.
patent: 5321813 (1994-06-01), McMillen et al.
"A Pipelined, Shared Resource MIMD Computer", by Smith, Proceedings of the 1978 International Conference on Parallel Processing, pp. 39-41.
"Architecture and Applications of the HEP Multiprocessor Computer System", by Smith, SPIE vol. 298, Realtime Signal Processing IV, (1981) pp. 486-493.
"Some Computer Organizations and their Effectiveness", by Flynn, IEEE Transactions on Computers, vol. C-21, No. 9, Sep. 1972.
"The Horizon Supercomputing System: Architecture and Software", by Smith et al. Proceedings in Supercomputing '88, pp. 28-34.
"The Monarch Parallel Processor Hardware Design", by Rettberg et al., Computer, Apr. 1990, pp 18-30.
"A Processor Architecture for Horizon", by Smith et al., Proceedings in Supercomputing '88, pp. 35-41.
Hockney and Jessup, Parallel Computers 2, pp. 313-322.
Patent Abstracts of Japan, vol. II, No. 243 (P-603) 2690 Aug. 8, 1987 & JP 62052667 (Hitachi) Mar. 7, 1987.
Proceedings of the 1983 International Conference on Parallel Processing, Aug. 23, Columbus, Ohio, USA, pp. 524-529; Gajski: "Cedar - a Large Scale Multiprocessor", p. 526.
WESCON/87 Conference Record, vol. 31, 1987, Los Angeles USA Wainwright: "Register Banks Boost 16/32 Bit Cpu Performance", pp. 5-7.
"Architecture and Applications of the Connection Machine", by Lewis W. Tucker et al., Computer, Aug. 1988, pp. 26-38.

Affiliated with

Also associated with

Rating

Memory interconnect network having separate routing networks for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory interconnect network having separate routing networks for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory interconnect network having separate routing networks for will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-350377