Excavating
Patent
1995-12-11
1997-11-25
Elmore, Reba I.
Excavating
G11C 2900
Patent
active
056919964
ABSTRACT:
A method and apparatus for performing digital signal error detection through the use of a string of received incoming system address bits. The incoming address bits are divided into groups according to whether they contain a high value of "1" or a low value of "0". At least one address parity bit is then generated from each group and used in checking the integrity of data received.
REFERENCES:
patent: 4862463 (1989-08-01), Chen
patent: 5058115 (1991-10-01), Blake et al.
patent: 5070504 (1991-12-01), Bossen et al.
patent: 5161163 (1992-11-01), Bossen et al.
patent: 5228046 (1993-07-01), Blake et al.
patent: 5345582 (1994-09-01), Tsuchiya
Norbert Schumacher, Memory Controller Design in VLSI and Computer Peripheals, 1-38-1-42 1989.
Chen Chin-Long
Hsiao Mu-Yue
Lipponer Walter Heinrich
Shen William Wu
Elmore Reba I.
International Business Machines - Corporation
Lewis Monica
Neff Lily
LandOfFree
Memory implemented error detection and correction code with addr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory implemented error detection and correction code with addr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory implemented error detection and correction code with addr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2113430