Memory implemented error detection and correction code using mem

Details Memory implemented error detection and correction code using mem Memory implemented error detection and correction code using mem

1995-12-11

1998-06-02

Elmore, Reba I.

Excavating

371 404, G11C 2900

Patent

active

057612218

ABSTRACT:
A method and apparatus for performing digital signal error detection and correction through the use of a string of received incoming system address bits. The incoming address bits are divided into groups according to whether they contain a high value of "1" or a low value of "0". At least one address parity bit is then generated from each group and used in checking the integrity of data received. Errors are corrected and detected through assignment of data bits to different modules in a memory of a computer system having symbols which are b bits in length.

REFERENCES:
patent: 3623155 (1971-11-01), Hsiao et al.
patent: 4334309 (1982-06-01), Bannon et al.
patent: 4464753 (1984-08-01), Chen
patent: 4661955 (1987-04-01), Arlington et al.
patent: 4713776 (1987-12-01), Araseki
patent: 4862463 (1989-08-01), Chen
patent: 4961193 (1990-10-01), Debord et al.
patent: 5058115 (1991-10-01), Blake et al.
patent: 5070504 (1991-12-01), Bossen et al.
patent: 5161163 (1992-11-01), Bossen et al.
patent: 5228046 (1993-07-01), Blake et al.
patent: 5600659 (1997-02-01), Chen

Affiliated with

Also associated with

Rating

Memory implemented error detection and correction code using mem does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory implemented error detection and correction code using mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory implemented error detection and correction code using mem will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1469600