Excavating
Patent
1995-12-11
1998-06-16
Elmore, Reba I.
Excavating
371 372, 371 373, 371 32, 371 35, 371 40, 395 238, 395831, 39518204, 395828, H03M 1300
Patent
active
057682941
ABSTRACT:
An apparatus and method is discussed using a parity check matrix in order to acheive correction and detection of errors particularly pertaining to detection data fetched from a wrong address. The code structure enhances utilization of chip reliability by encoding and decoding digital signals through the utilization of a parity check matrix and parity bits generated from system address bits of a computer system with k symbols and b bits per symbol.
REFERENCES:
patent: 3623155 (1971-11-01), Hsiao
patent: 3646518 (1972-02-01), Weinstein
patent: 4439859 (1984-03-01), Donnan
patent: 4464753 (1984-08-01), Chen
patent: 4494186 (1985-01-01), Goss et al.
patent: 4661955 (1987-04-01), Arlington et al.
patent: 4713776 (1987-12-01), Araseki
patent: 4803623 (1989-02-01), Klashka et al.
patent: 4862463 (1989-08-01), Chen
patent: 4961193 (1990-10-01), Debord et al.
patent: 4970714 (1990-11-01), Chen et al.
patent: 5058115 (1991-10-01), Blake et al.
patent: 5070504 (1991-12-01), Bossen et al.
patent: 5161163 (1992-11-01), Bossen et al.
patent: 5228046 (1993-07-01), Blake et al.
patent: 5600659 (1997-02-01), Chen
Chen Chin-Long
Hsiao Mu-Yue
Lipponer Walter Heinrich
Shen William Wu
Elmore Reba I.
International Business Machines - Corporation
Marc McDieunel
Neff Lily
LandOfFree
Memory implemented error detection and correction code capable o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory implemented error detection and correction code capable o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory implemented error detection and correction code capable o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1735015