Memory having concurrent read and writing from different address

Details Memory having concurrent read and writing from different address Memory having concurrent read and writing from different address

1992-01-02

1995-05-30

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, 3642436, 3642542, G06F 1206

Patent

active

054209978

ABSTRACT:
A random access memory (RAM) complex that can concurrently read and write to different addresses. The memory complex includes two RAMs, each having an address selector, includes a data out multiplexer for selecting outputs from one of the RAM's. A tag array stores an array of tag, one for each address in the RAM's. The tag marks which one of the two RAM's has the valid data for the corresponding read address. During a concurrent read and write cycle, the tag selects the read address for one RAM, selects the write address for the other RAM and a staged copy of the tag controls the multiplexer to select data from the correct RAM for the data out.

REFERENCES:
patent: 4599708 (1986-07-01), Schuster
patent: 4734850 (1988-03-01), Torii
patent: 4980817 (1990-12-01), Fossum et al.
patent: 5001665 (1991-03-01), Gergen et al.
patent: 5179689 (1993-01-01), Leach et al.

Affiliated with

Also associated with

Rating

Memory having concurrent read and writing from different address does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory having concurrent read and writing from different address, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory having concurrent read and writing from different address will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-369507