Static information storage and retrieval – Addressing – Sync/clocking
Patent
1997-10-29
1999-03-23
Nelms, David
Static information storage and retrieval
Addressing
Sync/clocking
365194, G11C 800
Patent
active
058869484
ABSTRACT:
A method and apparatus for operating a synchronous memory from a plurality of external clock signals is described. By providing external system, read, and write clock signals, a memory is operated by delaying operational clock signals, such as read and write clock signals, with respect to a system clock signal in order to reduce the apparent access time of the synchronous memory and/or to increase setup time to the synchronous memory. The delay of the read and write clock signals with respect to the system clock signal may be accomplished through a phase-lock-loop or delay-lock-loop which is off-chip with respect to the integrated circuit synchronous memory. Delay circuitry may be employed for operating one or more than one synchronous memories.
REFERENCES:
patent: 4092734 (1978-05-01), Collins et al.
patent: 4873703 (1989-10-01), Corandall et al.
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5337285 (1994-08-01), Ware et al.
patent: 5355391 (1994-10-01), Horowitz et al.
patent: 5430676 (1995-07-01), Ware et al.
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5446696 (1995-08-01), Ware et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5578940 (1996-11-01), Dillon et al.
patent: 5663661 (1997-09-01), Dillon et al.
Micro)n Technology, Inc.
Nelms David
Tran M.
Webostad W. Eric
LandOfFree
Memory having a plurality of external clock signal inputs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory having a plurality of external clock signal inputs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory having a plurality of external clock signal inputs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2133001