Memory for programmable digital filter

Details Memory for programmable digital filter Memory for programmable digital filter

1989-11-21

1991-10-01

Shaw, Dale M.

Boots, shoes, and leggings

G06F 1531

Patent

active

050539841

ABSTRACT:
The filter includes an arithmetical chain of parallel adders alternated with delay elements, and a memory constituted by lines of one-bit cells. Each line is addressable by a decoder controlled by a digital signal to be filtered; each line of memory contains side by side values which correspond to the partial products of successive impulse-response coefficients for a value equal to the line address. The memory additionally includes a number of read amplifiers. The number of read amplifiers is equal to the number of cells of one line in order to read the bits of the addressed. The outputs of the amplifiers are connected to respective parallel inputs of the adders of the arithmetical chain. Each memory line contains these values in two's-complement binary form in words which decrease in length by one bit for each increment of 2 in the characteristic of the coefficients, starting from the one of lowest characteristic. The output of each read amplifier corresponding to the most significant bit of each value is connected to the corresponding input bit line of the associated adder and to all the other most significant input bit lines.

REFERENCES:
patent: 4709343 (1987-11-01), Van Cang
patent: 4809205 (1989-02-01), Freeman
patent: 4811262 (1989-03-01), White

Affiliated with

Also associated with

Rating

Memory for programmable digital filter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory for programmable digital filter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory for programmable digital filter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1760243