Memory employing separate dynamic reference areas

Details Memory employing separate dynamic reference areas Memory employing separate dynamic reference areas

2011-05-10

2011-05-10

Mai, Son L (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185210, C365S210100, C365S210140

Reexamination Certificate

active

07940570

ABSTRACT:
A memory that employs separate Dynamic reference (Dref) areas to provide a threshold voltage reference signal. The memory includes the separate Dref areas, a data area positioned between the Dref areas, a reference array, and one or more sense amplifiers. The data area is arranged to provide an output signal, the reference cell and the separate Dref areas are arranged to provide the threshold voltage reference signal, and the sense amplifiers are arranged to receive the output signal and the threshold voltage reference signal.

REFERENCES:
patent: 6690602 (2004-02-01), Le et al.
patent: 6813189 (2004-11-01), Kurihara
patent: 6839279 (2005-01-01), Yamada
patent: 7321513 (2008-01-01), Tsukidate
patent: 7324374 (2008-01-01), Shieh et al.
patent: 7729169 (2010-06-01), Yano et al.
patent: 7791946 (2010-09-01), Kikuchi et al.
patent: 7808830 (2010-10-01), Kasuta
patent: 2004/0208074 (2004-10-01), Schnabel et al.
patent: 2007/0291550 (2007-12-01), Yang et al.
patent: 2008/0144388 (2008-06-01), Yamashita
patent: 2004110881 (2004-04-01), None

Affiliated with

Also associated with

Rating

Memory employing separate dynamic reference areas does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory employing separate dynamic reference areas, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory employing separate dynamic reference areas will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2698521