Memory device with variable trim setting

Details Memory device with variable trim setting Memory device with variable trim setting

2008-12-03

2010-11-02

Tran, Michael T (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S185240

Reexamination Certificate

active

07826265

ABSTRACT:
A memory device includes a memory array including a plurality of cells. The cells are divided into a plurality of subsets. Each subset has at least one associated trim parameter. The trim parameter for each subset is stored in the memory array within the associated subset. Circuitry is operable to program at least a portion of a selected subset using the associated trim parameter. A method for operating a memory device includes storing at least one trim parameter for each of a plurality of subsets of a memory array in the memory device within each of the subsets. At least a portion of a selected subset is programmed based on the at least one trim parameter associated with the selected subset.

REFERENCES:
patent: 5801985 (1998-09-01), Roohparvar et al.
patent: 7160284 (2007-01-01), Ullestad et al.
patent: 7463520 (2008-12-01), Aritome
patent: 2003/0031056 (2003-02-01), Roohparvar
patent: 2005/0122831 (2005-06-01), Roohparvar
patent: 2006/0015691 (2006-01-01), Louie et al.
patent: 2006/0256620 (2006-11-01), Nguyen et al.
patent: 2007/0047315 (2007-03-01), Aritome
patent: 2007/0223278 (2007-09-01), Aritome

Affiliated with

Also associated with

Rating

Memory device with variable trim setting does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device with variable trim setting, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device with variable trim setting will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4178363