Memory device with transfer of ECC signals on time division mult

Details Memory device with transfer of ECC signals on time division mult Memory device with transfer of ECC signals on time division mult

1989-08-01

1991-09-10

Atkinson, Charles E.

Excavating

371 683, G06F 1110

Patent

active

050480227

ABSTRACT:
A memory for storing data in a computer system. Integrity of data transferred to or from a memory array is monitored by transferring two sets of EDC or ECC data corresponding to a longword of data between the memory array and two separate memory controllers. The probability of an undetected error is very low because the two sets of EDC or ECC data are compared to ensure that they match. The number of lines and pins used is minimized by multiplexing the EDC or ECC data with address signals and cycle type signals. The address and cycle type signals are placed on the time division multiplexed bidirectional lines at the beginning of a memory transfer cycle, and the EDC or ECC data is placed on these time division multiplexed lines at times when a longword of data is being transferred on a set of bidirectional data lines.

REFERENCES:
patent: 3665173 (1972-05-01), Bouricius et al.
patent: 4012717 (1977-03-01), Censier
patent: 4030074 (1977-06-01), Giorcelli
patent: 4031372 (1977-06-01), Davis
patent: 4099234 (1978-07-01), Woods et al.
patent: 4099241 (1978-07-01), Ossfeldt
patent: 4141066 (1979-02-01), Keiles
patent: 4153318 (1979-05-01), Bishop et al.
patent: 4200226 (1980-04-01), Piras
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4245344 (1981-01-01), Richter
patent: 4251873 (1981-02-01), Joby
patent: 4253147 (1981-02-01), Macdougall et al.
patent: 4350255 (1982-09-01), Sakata et al.
patent: 4356546 (1982-10-01), Whiteside et al.
patent: 4363125 (1982-12-01), Brewer et al.
patent: 4371754 (1983-02-01), De et al.
patent: 4400792 (1983-08-01), Strelow
patent: 4453215 (1984-06-01), Reid
patent: 4486926 (1984-12-01), Wolff et al.
patent: 4541094 (1985-09-01), Stiffler
patent: 4610013 (1986-09-01), Long et al.
patent: 4654857 (1987-03-01), Samson et al.
patent: 4672613 (1987-06-01), Foxworthy et al.
patent: 4751702 (1988-06-01), Beier et al.
patent: 4881232 (1989-11-01), Sako et al.
Chester, "Fault-Tolerant Computers Mature", Systems & Software, pp. 117-129 (Mar. 1985).
Depledge, et al., "Fault-Tolerant Microcomputer Systems for Aircraft", IERE Conference Proceedings 36, 1977, Proc. Conf. on Computer Systems & Technology Engineering, pp. 205-220 (Mar. 1977).
Beck, et al., "Implementation Issues in Clock Synchronization", Mar. 15, 1986 Draft (origin unknown).
"System/88 Technical Overview" (datd believed to be 2/86) Tandem Non Stop Compters, DATAPRO RESEARCH CORPORATION, Computers M11-822-101 to M11-822-119 (Oct. 1986).
Bartlett, "The Tandem Concept of Fault-Tolerance", (view 1985).
Bernstein, "Sequoia: A Fault-Tolerant Tightly-Coupled Computer for Transaction Processing", Technical Report TR-85-03, pp. 1-43.
DATAPRO RESEARCH CORPORATION Feature Report (Dec., 1985). MO7-100-318 to M07-100-323.
The Evolution of Fault-Tolerant Computing, Proceedings of the 1-day Symposium on the Evolution of Fault-Tolerant Computing, Ed. by A. Avizienis, H. Kopetz, and J. Laprie (Jun. 30, 1986).
IBM System/88--The Operating System Reference--Jul. 1985.
Harrison, "S/88 Architecture and Design", S/88 Internals, Share 67 (8/12/86).
Sequoia Technical Overview (date unknown but believed to be Mar., 1985 by Virtue of Annotation at the bottom of last page of this Material.
Sequoia Hardware Architure (1984).
Bernstein, Sequoia, Wang Institute of Graduate Studies (date unknown), "How Technology is Cutting Fault-Tolerance Costs", Electronics 55-58 Jan. 13, 1986).
Katsuki, et al., "Pluribus-An Operational Fault-Tolerant Multi-processor", Proceedings of the IEEE vol. 66, No. 10 (Oct. 1978).
Rennels, "Architectures for Fault-Tolerant Spacecraft Computers", Proceedings of the IEEE, vol. 66, No. 10, pp. 1255-1268 (Oct. 1978).
Parallel 300 (1984), Inselberg, "Multiprocessor Architecture Ensures Fault-Tolerant Tranactions Processing", Many MicroSystems (Apr. 1983).
Anita Borg, "Targon/Nixdorf" (date unknown). Losq, "A Highly Efficient Redundancy Scheme: Self-Purging Redundancy", IEEE Transactions on Computers, vol. C-25, No. 6 (Jun. 1976).
Su, et al., "A Hardware Redundancy Reconfiguration Scheme for Tolerating Multiple Module Failures", IEEE Transactions on Computers, vol. C-29, No 3, (Mar. 1980).
Takaoka, et al., "N-Fail-Safe Logical Systems", IEEE Transactions on Computers, vol. C-20, No. 5, pp. 536-542 (May 1971).

Affiliated with

Also associated with

Rating

Memory device with transfer of ECC signals on time division mult does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device with transfer of ECC signals on time division mult, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device with transfer of ECC signals on time division mult will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-546296