Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2005-05-31
2005-05-31
Phan, Trong (Department: 2818)
Static information storage and retrieval
Floating gate
Multiple values
C365S185090, C365S185290, C365S185330
Reexamination Certificate
active
06901007
ABSTRACT:
The present invention comprises memory devices, apparatuses and systems including multiple bit per cell memory cells and methods for operating same. The multiple bit per cell memory cells of the present invention have higher memory densities than conventional single bit per cell memory cells. Additionally, spare states in multiple bit per cell memory devices that remain unmapped to binary data bits may be advantageously used.
REFERENCES:
patent: 4415992 (1983-11-01), Adlhoch
patent: 5043940 (1991-08-01), Harari
patent: 5163021 (1992-11-01), Mehrotra
patent: 5283761 (1994-02-01), Gillingham
patent: 5440505 (1995-08-01), Fazio et al.
patent: 5455801 (1995-10-01), Blodgett et al.
patent: 5515317 (1996-05-01), Wells et al.
patent: 5566125 (1996-10-01), Fazio et al.
patent: 5574879 (1996-11-01), Wells et al.
patent: 5594691 (1997-01-01), Bashir
patent: 5596526 (1997-01-01), Assar et al.
patent: 5612912 (1997-03-01), Gillingham
patent: 5822256 (1998-10-01), Bauer et al.
patent: 5905673 (1999-05-01), Khan
patent: 6259627 (2001-07-01), Wong
patent: 6260102 (2001-07-01), Robinson
patent: 6396742 (2002-05-01), Korsh et al.
Micro)n Technology, Inc.
Phan Trong
TraskBritt
LandOfFree
Memory device with multi-level storage cells and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device with multi-level storage cells and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device with multi-level storage cells and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3424650