Excavating
Patent
1995-10-02
1998-06-02
Baker, Steophen M.
Excavating
G11C 1606
Patent
active
057612226
ABSTRACT:
The present invention relates to a memory device and specifically the multilevel type with error check and correction function and having a data input (DI), a data output (DO) and an address input (A1) and being of the type comprising first memory, circuit (DM) designed to be accessed by means of address for containing user data, second memory circuit (EM) for containing error data concerning said user data, a control logic (CL) designed to receive in the writing phase from said address input (A1) and the data input (DI) a writing address and user data respectively and to generate error data and to write, the data in the first circuit (DM) and second circuit (EM) respectively and designed to receive in the reading phase from said address input (AI) a reading address and extract corresponding user data and error data and combine them to correct any errors and supply them to the data output (DO) and characterized in that the second, circuit (EM) is the type designed to be accessed by means of content and, the content for access corresponding to addresses of said first circuit (DM).
REFERENCES:
patent: 4058851 (1977-11-01), Scheuneman
patent: 4249253 (1981-02-01), Gentili et al.
patent: 4654847 (1987-03-01), Dutton
Anderson Matthew
Baker Steophen M.
Formby Betty
Groover Robert
SGS-Thomson Microelectronics S.R.L.
LandOfFree
Memory device having error detection and correction function, an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device having error detection and correction function, an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device having error detection and correction function, an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1469611