Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2006-01-10
2006-01-10
Auduong, Gene N. (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S194000, C365S230060
Reexamination Certificate
active
06985401
ABSTRACT:
A memory device minimizes the skew between an external clock and a DQS (or DQ) after the locking state by regulating a delay ratio of a replica delay model to compensate errors of process, temperature or voltage change. The memory device comprises: an input clock buffer for buffering an externally inputted external clock to generate an internal clock; a DLL for delaying the internal clock to synchronize a phase of the external clock with that of a DQS; an output clock buffer for buffering an output clock outputted from the DLL; and an output control unit for generating the DQS using a clock outputted from the output clock buffer. Here, the DLL comprises a replica delay model for modeling delay factors of the input clock buffer and other delay factors until the output clock outputted from the delay line is outputted to the outside of a chip, and for regulating a delay ratio in response to a plurality of control signals inputted externally in a test mode.
REFERENCES:
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6556489 (2003-04-01), Gomm et al.
patent: 6570815 (2003-05-01), Kashiwazaki
patent: 6593786 (2003-07-01), Jung
patent: 6693474 (2004-02-01), Kim
patent: 6704881 (2004-03-01), Li et al.
patent: 6724686 (2004-04-01), Ooishi et al.
patent: 6803826 (2004-10-01), Gomm et al.
patent: 2004/0012427 (2004-01-01), Kim
patent: 2004/0124896 (2004-07-01), Byun et al.
patent: 2000-031954 (2000-01-01), None
patent: 2003-045183 (2003-02-01), None
patent: 2003-297083 (2003-10-01), None
patent: 2004-103061 (2004-04-01), None
Jang Eun Jung
Lee Hyung Dong
Auduong Gene N.
Heller Ehrman LLP
Hynix / Semiconductor Inc.
LandOfFree
Memory device having delay locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device having delay locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device having delay locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3604130